From single assistants to orchestrated intelligence: How multi-agent AI is transforming RTL development and verification while keeping engineering expertise at the center.

Reading time: 10 min Audience VLSI engineers & design managers Keywords: RTL, DV, UVM, AI agents The integrated circuit industry has always been defined by complexity. What is changing now…

Continue ReadingFrom single assistants to orchestrated intelligence: How multi-agent AI is transforming RTL development and verification while keeping engineering expertise at the center.

Centralized transaction routing in UVM: A global sequencer approach to accelerate verification and time to market.

By Jose Villalobos As System-on-Chip (SoC) architectures migrate toward more complex designs, like the Network-on-Chip (NoC) fabrics and multi-path access hierarchies, traditional UVM verification often becomes “path-locked”. This occurs when…

Continue ReadingCentralized transaction routing in UVM: A global sequencer approach to accelerate verification and time to market.

Rydev Co-Founder to Participate in IEEE Latin America & the Caribbean Semiconductor Summit

Rydev is pleased to announce the participation of Alfonso Chacón-Rodríguez, Ph.D., Professor at the Instituto Tecnológico de Costa Rica and Co-Founder & Vice President of Business Development at Rydev ASIC…

Continue ReadingRydev Co-Founder to Participate in IEEE Latin America & the Caribbean Semiconductor Summit

End of content

No more pages to load