Some tips on working around UVM limitations in Verilator. Part 3
By Susana Sevilla. ASIC verification engineer at Rydevsusana.sevilla@rydevinc.com After doing all the modifications described in parts I and II of this blog, we ended up at a dead-end. Errors in…