Some tips on working around UVM limitations in Verilator. Part 2
By Susana Sevilla. ASIC verification engineer at Rydevsusana.sevilla@rydevinc.com Testing verification featuresAfter working around the problems with randomization on Verilator, we ran more experiments on some of the most common features one…