Some tips on working around UVM limitations in Verilator. Part 1
By Susana Sevilla. ASIC verification engineer at Rydev susana.sevilla@rydevinc.com Part 1 Introduction Verilator is a free cycle-based simulator tool used for Verilog/SystemVerilog RTL design and verification ( https://www.veripool.org/verilator/). While…